



01_Block Diagram
 02_Clock Delivery chart
 03_CPU-1 (Host Bus)
 04_CPU-2 (DDR3L)
 05_CPU-3 (Display/Reserved)
 06_CPU-4 (Power)
 07_CPU-6 (Power,GND)
 08_CPU-5 (GND)
 09_DDR3L SODIMM 0
 10_DDR3L SODIMM 1
 11_DGPU_PCI-E Host
 12_DGPU_MEM IF A/B
 13_DGPU_DDR3 FrameBuffer A1
 14_DGPU_DDR3 FrameBuffer A2
 15_DGPU_DDR3 FrameBuffer B1
 16_DGPU_DDR3 FrameBuffer B2
 17_DGPU_Display IF
 18_DGPU_Thermal & GPIO
 19_DGPU_Power & GND
 20_DGPU_Power Control
 21_DGPU_POWER SEQUENCE
 22_PCH-01 (HDA/ITAG/SATA)
 23_PCH-02 (CLK)
 24_PCH-03 (LPC,SMBUS)
 25_PCH-04 (DMI,FDI)
 26_PCH-05 (PCI,DDI)
 27_PCH-06 (GPIO,MISC)
 28_PCH-07 (PCIE,USB)
 29_PCH-08 (Power)
 30_PCH-09 (Power)
 31_PCH-10 (GND)
 32_eDP Connector
 33_LED Driver IC/LED_8051
 34_EC (KB3930QFB1)
 35_Card Reader
 36_USB 3.0 / iCharger
 37_DP with Repeater
 38_HDMI Repeater
 39_Audio CODEC/Audio AMP
 40_CPU FAN/BTB CONN
 41_GIGA LAN(BFN2205B)
 42_HDD With Repeater
 43_SSD/ DGPU FAN
 44_WLAN/Camera/ClickPad/FP
 45_Battery Select/Charger
 46_System Power
 47_+1.35VDDIMM/+0.675VRUN
 48_+1.05VRUN / +1.5VRUN
 49_DGPU POWER FBVDDQ
 50_DGPU POWER NVVDD
 51_CPU Power (ISL95812HRZ)
 52_EMI/Impedance
 53_Screw/ME
 54_[A] Audio
 55_[A] USB3.0 CNT-2/-3
 56_[B] LED Board
 57_[C] Power SW Board
 58_SMB Topology
 59_Power on Block Diagram
 60_Power down Sequence
 61_Power on Sequence
 62_History








Haswell (DMI,PEG,FDI)

PEG RCOMP
Width:12 mils
Spacing:15 mils
Length:400 mils




Haswell (CLK,MISC,JTAG)

SM_RCOMP_0/1/2 : 15/20/25/15/20/25
SM_RCOMP_0/1/2 Length max: 500mil






p.11 479493 479493 SharkBay HSW_ext_rev2.0.pdf
Processor JTAG (TDI, TDO, TMS, TRST#, TCK) signals, PREQ# and PRDY# signals have adequate internal bias resistances to support the removal of the external pull up and pull down on the board when debug is no longer needed.

Haswell (DDR3L)




To eDP Panel




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following <code>xxRESETB</code> de assertion 0: PEG Wait for BIOS for training


Haswell (POWER)




Haswell (Power & GND)








Haswell (GND)





 MICRO-STAR INT'L CO.,LTD.		
Title		
CPU-5 (GND)		
Size	Document Number	Rev
	MS-16H4	0A
Date:	Monday, March 24, 2014	Sheet 8 of 62

SODIMM#A




SODIMM#B

PCI-Express Gen3 x16 Interface




PEX LANES 4 TO 15 NOT FOR GAMING
PEX LANES 8 TO 15 NOT FOR GAMING


Design Guide Table14
4x 1u under GPU;
2x 4.7u near GPU;
4x 10u, 4x 22u Place between GPU and Power Supply



Design Guide Table16
1x 0.1u Near GPU;
2x 4.7u Near GPU;



Design Guide Table15
1x 0.1u Under GPU;
1x 1u Near GPU;
1x 4.7u Near GPU;



Frame Buffer Interface

G18

COMMON

218 FBA

FBA_D0

FBA_D1

FBA_D2

FBA_D3

FBA_D4

FBA_D5

FBA_D6

FBA_D7

FBA_D8

FBA_D9

FBA_D10

FBA_D11

FBA_D12

FBA_D13

FBA_D14

FBA_D15

FBA_D16

FBA_D17

FBA_D18

FBA_D19

FBA_D20

FBA_D21

FBA_D22

FBA_D23

FBA_D24

FBA_D25

FBA_D26

FBA_D27

FBA_D28

FBA_D29

FBA_D30

FBA_D31

FBA_D32

FBA_D33

FBA_D34

FBA_D35

FBA_D36

FBA_D37

FBA_D38

FBA_D39

FBA_D40

FBA_D41

FBA_D42

FBA_D43

FBA_D44

FBA_D45

FBA_D46

FBA_D47

FBA_D48

FBA_D49

FBA_D50

FBA_D51

FBA_D52

FBA_D53

FBA_D54

FBA_D55

FBA_D56

FBA_D57

FBA_D58

FBA_D59

FBA_D60

FBA_D61

FBA_D62

FBA_D63

FBA_D64

FBA_D65

FBA_D66

FBA_D67

FBA_D68

FBA_D69

FBA_D70

FBA_D71

FBA_D72

FBA_D73

FBA_D74

FBA_D75

FBA_D76

FBA_D77

FBA_D78

FBA_D79

FBA_D80

FBA_D81

FBA_D82

FBA_D83

FBA_D84

FBA_D85

FBA_D86

FBA_D87

FBA_D88

FBA_D89

FBA_D90

FBA_D91

FBA_D92

FBA_D93

FBA_D94

FBA_D95

FBA_D96

FBA_D97

FBA_D98

FBA_D99

FBA_D100

FBA_D101

FBA_D102

FBA_D103

FBA_D104

FBA_D105

FBA_D106

FBA_D107

FBA_D108

FBA_D109

FBA_D110

FBA_D111

FBA_D112

FBA_D113

FBA_D114

FBA_D115

FBA_D116

FBA_D117

FBA_D118

FBA_D119

FBA_D120

FBA_D121

FBA_D122

FBA_D123

FBA_D124

FBA_D125

FBA_D126

FBA_D127

FBA_D128

FBA_D129

FBA_D130

FBA_D131

FBA_D132

FBA_D133

FBA_D134

FBA_D135

FBA_D136

FBA_D137

FBA_D138

FBA_D139

FBA_D140

FBA_D141

FBA_D142

FBA_D143

FBA_D144

FBA_D145

FBA_D146

FBA_D147

FBA_D148

FBA_D149

FBA_D150

FBA_D151

FBA_D152

FBA_D153

FBA_D154

FBA_D155

FBA_D156

FBA_D157

FBA_D158

FBA_D159

FBA_D160

FBA_D161

FBA_D162

FBA_D163

FBA_D164

FBA_D165

FBA_D166

FBA_D167

FBA_D168

FBA_D169

FBA_D170

FBA_D171

FBA_D172

FBA_D173

FBA_D174

FBA_D175

FBA_D176

FBA_D177

FBA_D178

FBA_D179

FBA_D180

FBA_D181

FBA_D182

FBA_D183

FBA_D184

FBA_D185

FBA_D186

FBA_D187

FBA_D188

FBA_D189

FBA_D190

FBA_D191

FBA_D192

FBA_D193

FBA_D194

FBA_D195

FBA_D196

FBA_D197

FBA_D198

FBA_D199

FBA_D200

FBA_D201

FBA_D202

FBA_D203

FBA_D204

FBA_D205

FBA_D206

FBA_D207

FBA_D208

FBA_D209

FBA_D210

FBA_D211

FBA_D212

FBA_D213

FBA_D214

FBA_D215

FBA_D216

FBA_D217

FBA_D218

FBA_D219

FBA_D220

FBA_D221

FBA_D222

FBA_D223

FBA_D224

FBA_D225

FBA_D226

FBA_D227

FBA_D228

FBA_D229

FBA_D230

FBA_D231

FBA_D232

FBA_D233

FBA_D234

FBA_D235

FBA_D236

FBA_D237

FBA_D238

FBA_D239

FBA_D240

FBA_D241

FBA_D242

FBA_D243

FBA_D244

FBA_D245

FBA_D246

FBA_D247

FBA_D248

FBA_D249

FBA_D250

FBA_D251

FBA_D252

FBA_D253

FBA_D254

FBA_D255

FBA_D256

FBA_D257

FBA_D258

FBA_D259

FBA_D260

FBA_D261

FBA_D262

FBA_D263

FBA_D264

FBA_D265

FBA_D266

FBA_D267

FBA_D268

FBA_D269

FBA_D270

FBA_D271

FBA_D272

FBA_D273

FBA_D274

FBA_D275

FBA_D276

FBA_D277

FBA_D278

FBA_D279

FBA_D280

FBA_D281

FBA_D282

FBA_D283

FBA_D284

FBA_D285

FBA_D286

FBA_D287

FBA_D288

FBA_D289

FBA_D290

FBA_D291

FBA_D292

FBA_D293

FBA_D294

FBA_D295

FBA_D296

FBA_D297

FBA_D298

FBA_D299

FBA_D300

FBA_D301

FBA_D302

FBA_D303

FBA_D304

FBA_D305

FBA_D306

FBA_D307

FBA_D308


FBA_D309

FBA_D310


FBA_D311


FBA_D312

DDR3 Frame A-1




DDR3 Frame A-2




		MICRO-STAR INT'L CO.,LTD.	
Title DGPU DDR3 FrameBuffer A2			
Size	Document Number MS-16H4	Rev 0A	
Date	Monday, March 24, 2014	Sheet	14 of 62

DDR3 Frame B-1



DDR3 Frame B-2








Display IF



IFP A/B LVDSDual Link

IFP C Native HDMI OR DP

IFP E/F Dual Link TMDS DVI-I


DAC A VGA





Pin Name	Normal function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GP100	GC6_FB_EN(GP100_GC6_FB_EN)	O	FB Enable for GC6 2.0	10K pull-down
GP101	MEM_VDD_CTL(NC)	O	Memory VDD VID	
GP102	LCD_BL_PWM(NC)	O	Panel Backlight PWM	
GP103	LCD_VCC(NC)	O	Brightness Control	
GP104	LCD_BLEN(NC)	O	Panel Power Enable	
GP105	3V3_MAIN_EN(GP105_GC6_PWR_EN)	O	Panel Backlight Enable	
GP106	GPU_EVENT#(GP106_GPU_EVENT_FBClamp)	O	GPU POWER Sequencing	10K pull-up to 3V3_AON
GP107	GPU_EVENT#(GP106_GPU_EVENT_FBClamp)	I	GPU wake signal for GC6 2.0	10K pull-up to 3V3_AON
GP108	3Dvision(NC)	O	3D Vision I/V signal	
GP109	SYS_PEX_RST_MON#(GP108_PEX_RST_MON#)	O	System side PCI reset Monitor	10K pull-up to 3V3_AON
GP109	ALERT#(EC_PROTECT_PWR)	I/O	Active Low Thermal Alert	10K pull-up to 3V3_AON
GP1010	MEM_VREF_CTL(GP1010_GDDR5VREF)	O	Memory VREF Control	100K pull-down
GP1011	PWR_VID(GP1011_GPUVID)	O	GPU Core VDD PWM control signal	
GP1012	PWR_LEVEL(GP1012_PWR_ACIN)	I	AC power detect or power supply over/underv input	100K pull-up to 3V3_AON
GP1013	PSI(GP1013_FVRREF_PSI#)	O	Phase shedding	10K pull-up to 3V3_AON
GP1014	HPD_A(NC)	I	Hot Plug Detect for IFFA used as DisplayPort or for IFFB when used as Dual Link DVI	
GP1015	HPD_C(NC)	I	Hot Plug Detect for IFFC	
GP1016	RESERVED			
GP1017	HPD_D(NC)	I	Hot Plug Detect for IFFD	
GP1018	HPD_E(NC)	I	Hot Plug Detect for IFFE	
GP1019	HPD_F or HPD_B(NC)	I	Hot Plug Detect for IFFF or for IFFB when used as DisplayPort	
GP1020	RESERVED			
GP1021	GPU_PEX_RST_HOLD(GP1021_GPU_PEX_RST_HOLD_GPU#)	O	GPU PCIe self-reset control	10K pull-up to 3V3_AON
OVERT	OVERT(OVERT#)	O	Active Low Thermal Catastrophic Over Temperature	10K pull-up to 3V3_AON


Power & GND




Power Control

Disable GC6


PCH GPIO54--> +3V3_AON-->GPIO5_GC6_PWR_EN -> +3V3_NV-->NVVDD & PEX_VDD -> FBVDDQ DGPUPWRGD




GC6 2.0 ENTRY SEQUENCE



GPU POWER ON SEQUENCE



GC6 2.0 EXIT SEQUENCE



NOTES:

1. The ramp time for any rail must be more than 40 us and is recommended to be less than 2ms.
2. The ramp up overshoot should not exceed the silicon reliability limit voltagr.
3. A VDD33 must ramp up to 90% before NVVDD and PEX_VDD in sequence can ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can ramping up.
3. No signal should be applied to the GPU before the power rails are fully ramped.
4. Refer to JEDEC Memory Specification for memory related power sequencing.

GC6 2.0 TIMING


	Min	Max	Unit	Description
T0	0.001	N/A	mS	GPU_EVENT# assertion
T1	0.04	4	mS	3V3_MAIN_EN assertion to all power rails up and stable

NOTES:

1. ALL RailPGOOD=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot ge guaranteed in regulation this state should equal to 0.
2. During GC6 exit, the order of power rail ramp-up must follow the Power up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
3. All delays should be minimized to increase time spent in GC6 for maximum power saving.
4. The entire entry and exit sequence must complete within 200 ms.

Lynx Point (HDA/JTAG/SATA)

SKU	High Speed SATA I/O Ports					
	SATA-0	SATA-1	SATA-2	SATA-3	SATA-4	SATA-5
HM87	GEN3	GEN3	GEN2	GEN2	GEN3	GEN3
HM86	GEN2	N/A	GEN2	N/A	GEN3	GEN3




PCIe devices or addin cards that do NOT support CLKREQ# functionality should not route this signal to PCH. Intel recommends terminating PCIeCLKREQ# pin on PCH with 10 k \pm 10% external pull-up resistor instead of No Connect.





Only PCIeCLKREQ[2:1]# on PCH are core well powered. All other PCIeCLKREQ# are suspend well powered.

Only PCIECLKRQ[2:1]# on PCH are core well powered. All other PCIECLKRQx# are suspend well powered.



 MICRO-STAR INT'L CO.,LTD.	
Title	
PCH-2 (CLK)	
Size	Rev
Document Number	0A
MS-16H4	
Date:	Sheet
Monday, March 24, 2014	23 of 62

Lynx Point (LPC,SMBUS)



U14B LPT_P0H_M_EDS

DMI Connections:

- DMI_RXN0, DMI_RXN1, DMI_RXN2, DMI_RXN3, DMI_RXP0, DMI_RXP1, DMI_RXP2, DMI_RXP3, DMI_TXN0, DMI_TXN1, DMI_TXN2, DMI_TXN3, DMI_TXP0, DMI_TXP1, DMI_TXP2, DMI_TXP3, DMI_IREF, DMI_COMP_R, DMI_RCMP

FDI Connections:

- FDI_RXN_0, FDI_RXN_1, FDI_RXP_0, FDI_RXP_1, TP16, TP5, TP15, TP10, FDI_CSYSN, FDI_INT, FDI_IREF, TP17, TP13, FDI_RCMP

System Power Management Connections:

- VIA_SUSACK#, PM_SYSRST#, SYS_PWROK, F10, AB7, H3, J2, J4, K1, E6, K7, N4, AB10, D2, R310, 7.5KR1%0402, DMI_COMP_R, DMI_RCMP, SUSACK#, SYS_RESET#, SYS_PWROK, PWROK, APWROK, DRAMPWROK, RSMRST#, SUSWRN#/SUSPWRNACK/GPIO30, PWRBTN#, ACPRESENT/GPIO31, BATLOW#/GPIO72, RI#, TP21, SLP_WLAN#/GPIO29, DSWMRMEN, DPWROK, WAKE#, CLKRUN#, SUS_STAT#/GPIO61, SUSCLK/GPIO62, SLP_S5#/GPIO63, SLP_S4#, SLP_S3#, SLP_A#, SLP_S4#, SLP_S5#, PMSYNCH, SLP_LAN#, C8, L13, K3, AN7, U7, Y6, Y7, C6, H1, F3, F1, AY3, G5, R83, R350, PCIE_W, PM_CLKRUN#, VIA PM_SLP_S5#, PM_SLP, PM_SLP, H_PM

GPIO Setting : Ref 4867


PLL ON DIE VR_ENABLE	
GPIO62	Internal pull h
	Low: Disable

APWROK
not supporting Intel AMT , it can be connected to PWROK

GPIO31 : If not used,require pull up +3VSUS

DSWMRMEN - On Die DSW VR Enable
HIGH : Enable internal 1.05V regulator
LOW : Disable

DPWROK
Without deep s4/s5 support tied together with RSMRST#





APWROK not supporting Intel AMT , it can be connected to PWROK
GPIO31 : If not used,require pull up +3VSUS
DSWVRMEN - On Die DSW VR Enable HIGH : Enable internal 1.05V regulator LOW : Disable
DPWROK Without deep s4/s5 support tied together with RSMRST#

GPIO Setting : Ref 486708_LPT_EDS Section2.18

PLL ON DIE VR_ENABLE	
GPIO62	Internal pull high (Enable)
	Low: Disable

5 OF 11




Boot BIOS Strap		
BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	N/A
1	1 _{21p}	SPI

Lynx Point (GPIO,MISC)

GPIO Setting : Ref 486708_LPT_EDS Section2.24

PLL ON DIE VR_ENABLE	
GPIO28	Internal pull high (Enable)
	Low: Disable




msi

MICRO-STAR INT'L CO.,LTD.

Title		
PCH-6 (GPIO,MISC)		
Size	Document Number	Rev
	MS-16H4	0A
Date:	Monday, March 24, 2014	Sheet 27 of 62




Lynx Point (PCIE,USB)

SKU	USB3.0					
	Port-1	Port-2	Port-3	Port-4	Port-5	Port-6
HM87	USB3.0	USB3.0	USB3.0	USB3.0	USB3.0	USB3.0
HM86	USB3.0	USB3.0	USB3.0	USB3.0	N/A	N/A





USB			
USB 2.0	USB 3.0	Device	Note
0	1	USB 3.0 Port 1	16H4A
1	2	USB 3.0 Port 2	16H4A
2			NC
3			NC
4			NC
5			NC
6			NC
7		EPF021	
8	3	USB 3.0 Port 3	16H41
9			NC
10		WLAN	
11		WebCam	
12			NC
13			NC


Lynx Point (Power)



Lynx Point (Power)



Lynx Point (GND)




MICRO-STAR INT'L CO.,LTD.


Title		
PCH-8 (GND)		
Size	Document Number	Rev
	MS-16H4	0A
Date:	Monday, March 24, 2014	Sheet 31 of 62

eDP Connector


Pannel Device Logic Power




Backlight



Hall Switch



eDP CONN








LCD Module Pin Define

Pin No	Symbol	Description
1	WP	EEPROM Write Protect(Keep open)
2	H_GND	High Speed Ground(0V)
3	eDP_Rx_3N	Complement Signal Link Lane 3
4	eDP_Rx_3P	True Signal Link Lane 3
5	H_GND	High Speed Ground(0V)
6	eDP_Rx_2N	Complement Signal Link Lane 2
7	eDP_Rx_2P	True Signal Link Lane 2
8	H_GND	H_GND
9	eDP_Rx_1N	Complement Signal Link Lane 1
10	eDP_Rx_1P	True Signal Link Lane 1
11	H_GND	H_GND
12	eDP_Rx_0N	Complement Signal Link Lane 0
13	eDP_Rx_0P	True Signal Link Lane 0
14	H_GND	H_GND
15	eDP_AUX_CH_P	True Signal Aux Channel
16	eDP_AUX_CH_N	Complement Signal Aux Channel
17	H_GND	H_GND
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	TEST	LCD Test Port
23	LCD_GND	LCD logic and driver ground(0V)
24	LCD_GND	LCD logic and driver ground(0V)
25	LCD_GND	LCD logic and driver ground(0V)
26	LCD_GND	LCD logic and driver ground(0V)
27	eDP_HPDP	HPDP signal pin
28	BL_GND	Backlight ground(0V)
29	BL_GND	Backlight ground(0V)
30	BL_GND	Backlight ground(0V)
31	BL_GND	Backlight ground(0V)
32	BL_ENABLE	Backlight enable
33	BL_PWM_DIM	System PWM signal input
34	SDA	I2C-bus Data
35	SCL	I2C-bus Clock
36	BL_PWR	Backlight power (5~21V)
37	BL_PWR	Backlight power (5~21V)
38	BL_PWR	Backlight power (5~21V)
39	BL_PWR	Backlight power (5~21V)
40	HSYNC	HSYNC output from Tcon

Place Close eDP Connector



Reserve for EMI



msi

MICRO-STAR INT'L CO.,LTD.

Title eDP Connector		
Size	Document Number MS-16H4	Rev 0A
Date:	Monday, March 24, 2014	Sheet 32 of 62



H06

+5V_SUS

U27

GND

C676
X_C2 2u6.3X040


C675
C0.01u50X0402

tss=2mxVinxCs



tss=6.5m

KBC(KB3930QFB1)


Hardware Reset




SW Debug (LPC)




Keyboard conn




N5A-26F0340-H06




ROM




ALLSYSPG



PU/PD



MB_ID




Title			
Card Reader			
Size	Document Number	Rev	
	MS-16H4	0A	
Date:	Monday, March 24, 2014	Sheet	35 of 62

USB 3.0 / iCharger


USB3.0 CNT-1

USB3.0 Port-6
USB2.0 Port-9




N53-09M0241-AF2

i-Charger



EMI




msi


MICRO-STAR INT'L CO.,LTD.

Title			USB 3.0 / iCharger	
Size	Document Number		Rev	
	MS-16H4		0A	
Date:	Monday, March 24, 2014		Sheet	36 of 62


Display Port



HDMI Repeater





HDMI Connector



An HDMI Source shall have +5V Power signal over-current protection of no more than 0.5A.


HPD_SNK Internal PD 150kohm

EMI Close Connector








ADDR1 (CFG)	ADDR0 (EQ)	I2C control bus address (Internal pull down at ~150k , 3.3V I/O)
0	0	0x4C / 4D (default)
0	1	0x5C / 5D
1	0	0xCC / CD
1	1	0xEC / ED

Avoid HDMI Leakage




Audio CODEC/Audio AMP




CPU FAN/BTB CONN

To 16H4A(Audio CONN/USB3.0)




EMI




EMI




CPU FAN




S3 Breath S0 No active




To 16H4B(LED Board)



Same Side




To 16H4C (Power Board)




msi

MICRO-STAR INT'L CO.,LTD.

GIGA LAN(BigFoot BFN2205B)











RST# spacing 20mils




For LAN lost issue


Power CAP




EMI



HDD (With Repeater)



BTB Connector




TI SN75LVCP601RTJR HW Setting

DE1/DE2	CH1/CH2De-Emphasis dB (at 6Gbps)	DQ1/DQ2	CH1/CH2De-Emphasis dB (at 6Gbps)
NC (default)	-4	NC (default)	0
0	0	0	7
1	-2	1	14

DEW1/DEW2	Device Function --> De Width for CH1/CH2
0	De-emphasis Pulse duration, short(recommended setting when linkoperates at SATA 1.5/3/6 Gbps)
1 (default)	De-emphasis Pulse duration, long(recommended setting when linkoperates at SATA 1.5/3/6 Gbps)

SSD/ DGPU FAN


DGPU FAN



HM87 SATA GEN3 HM86 SATA GEN3

RX
TX


mSATA SSD 2 (Top/Right Side)



HM87 SATA GEN3 HM86 SATA GEN2


RX
TX

mSATA SSD 1 (Top/Left Side)




40	NC	No Connect
41	SATA-B+/PERn0	Host receiver differential singal pair
42	NC	No Connect
43	SATA-B-/PERp0	Host receiver differential singal pair
44	NC	No Connect
45	GND	Ground
46	NC	No Connect
47	SATA-A-/PETn0	Host Transmitter differential singal pair
48	NC	No Connect
49	SATA-A+/PETp0	Host Transmitter differential singal pair

WLAN




EMI




Pin 1	GND	Pin 2	3.3V
Pin 3	USB_D+	Pin 4	3.3V
Pin 5	USB_D-	Pin 6	LED1#
Pin 7	GND	Pin 8	Module Key
Pin 9	Module Key	Pin 10	Module Key
Pin 11	Module Key	Pin 12	Module Key
Pin 13	Module Key	Pin 14	Module Key
Pin 15	Module Key	Pin 16	LED2#
Pin 17	N/C	Pin 18	GND
Pin 19	N/C	Pin 20	N/C
Pin 21	N/C	Pin 22	N/C
Pin 23	N/C	Pin 24	Module Key
Pin 25	Module Key	Pin 26	Module Key
Pin 27	Module Key	Pin 28	Module Key
Pin 29	Module Key	Pin 30	Module Key
Pin 31	Module Key	Pin 32	N/C
Pin 33	GND	Pin 34	N/C
Pin 35	PERP0	Pin 36	N/C
Pin 37	PERN0	Pin 38	Click Reset (I 3.3V)
Pin 39	GND	Pin 40	N/C
Pin 41	PETP0	Pin 42	N/C
Pin 43	PETN0	Pin 44	N/C
Pin 45	GND	Pin 46	N/C
Pin 47	REFCLKP0	Pin 48	N/C
Pin 49	REFCLKN0	Pin 50	N/C (SUSCLK (32kHz) for DSx)
Pin 51	GND	Pin 52	PERST0#
Pin 53	CLKREQ0#	Pin 54	BT_EN(W_DISABLE2#)
Pin 55	PEWAKE0#	Pin 56	WL_ZN_EN(W_DISABLE2#)
Pin 57	GND	Pin 58	N/C
Pin 59	N/C	Pin 60	N/C
Pin 61	N/C	Pin 62	N/C
Pin 63	GND	Pin 64	Resever
Pin 65	N/C	Pin 66	N/C
Pin 67	N/C	Pin 68	N/C
Pin 69	GND	Pin 70	N/C
Pin 71	N/C	Pin 72	3.3V
Pin 73	N/C	Pin 74	3.3V
Pin 75	GND		

CAMERA




Click Pad




Battery Select/Charger


Battery Select




Battery Charger




System Power



+1.35VDIMM & +0.675VRUN




Discharge




+1.05VRUN

+1_05VRUN / +1_5VRUN




+1.5VRUN



DGPU POWER FBVDDQ

FBVDDQ




DGPU POWER NVVDD

DGPU POWER / UP1642PQAG

CONFIG B
VBoot:0.9V
Vmin:0.6V / Vmax:1.2V

EDP-Peak 135A
EDP-MAX 69A
EDP-Con 76A




CPU Core Power(ISL95812HRZ)


**CPU Power
(+VCC_CORE)**

0B Change to X7R/1206
1.0 Change to X5R/1206 high


MAX 95A
TDC 27A




Impedance Connector No PN




EMI/ Impedence



CPU/GPU Holes



EMI



RUBBER1
E2Y-6H20712-Y40
RUBBER

RUBBER2
E2Y-6H21312-Y40
RUBBER

RUBBER3
E2Y-6H21312-Y40
RUBBER


BRACKET1
307-6H20111-C22
CPU_BRACKET

BRACKET2
307-6H20111-C22
CPU_BRACKET




BRACKET3
307-6H20211-C22
GPU_BRACKET

MYLAR1
E2P-6H22111-Y42
MYLAR

M2
X_H_R197D118_PT_V3
H_R197D118_PT_V3




M7
X_H_R197D118_PT_V3
H_R197D118_PT_V3



PF0-16H410A-H73
PF0-16H410A-H73
Hannstar: PF0-16H410A-H73
TRIPOD: PF0-16H410A-T53


Fan Hole

MH1
H_R197D91
X_ME_SCREW HOLE




SSD Stand off



MH3
H_R220D146_PTB
E2B-16H2020



MH2
H_R220D146_PTB
E2B-16H2020



MH4
NPTH157
X_NPTH157




msi

MICRO-STAR INT'L CO.,LTD.

Title Screw/ME		
Size	Document Number MS-16H4	Rev 0A
Date	Monday, March 24, 2014	Sheet 53 of 62


16H4-A Board (Audio CONN)

BTB Connector From MB
CONN Pin Current Capability : 0.5A/Pin




FRONT OUT


0B change define




MIC IN




AMP Adding when 0B



EMI




BACK SPK CONN




SPDIF Power

VGS_ON : -1V~-2V




[A] USB3.0 CNT-2/-3


USB3.0 CNT-3 USB3.0 Port-2 USB2.0 Port-1




USB Power




EMI






USB3.0 CNT-4 USB3.0 Port-1 USB2.0 Port-0



USB Power



EMI



PF0-16H4A0A-H73
PF0-16H4A0A-H73

Hannstar: PF0-16H4A0A-H73
TRIPOD: PF0-16H4A0A-T53

MYLARA1	MYLARA2
E2P-6H22811-G40	E2P-6H22311-G40
MYLAR	MYLAR

msi MICRO-STAR INT'L CO.,LTD.

Title [A] USB3.0 CNT-3/-4

Size Document Number MS-16H4

Date: Monday, March 24, 2014 Sheet 55 of 62

Rev 0A


16H4-B Board (LED Board)

LED


BLUE
(HDD)



BLUE
(BT)




BLUE
(WLAN)




ORANGE
(BATLOW)




BLUE
(CHARGE)




BLUE
(CAP)



BLUE
(NUM)







BLUE
(ACPI)



Connector

+5VALW_B
+5VRUN_B
+5VSUS_B

Same Side




PF0-16H4B0A-H73

PF0-16H4B0A-H73

Hannstar: PF0-16H4B0A-H73

TRIPOD: PF0-16H4B0A-T53




msi

MICRO-STAR INT'L CO.,LTD.


Title			LED Board
Size	Document Number	Rev	
	MS-16H4	0A	
Date:	Monday, March 24, 2014	Sheet	56 of 62

16H4-C Board (Power SW Board)

Power Switch




Diff Side Connector



UMA/DGPU Logic


MOS Ton, Toff 20ns





+5VSUS_C 0B change

Power LED

BLUE (UMA)




ORANGE (DGPU)



PF0-16H4C0A-H73

Hannstar: PF0-16H4C0A-H73
TRIPOD: PF0-16H4C0A-T53



PHC1 NPTH 80

X_NPTH_80




PHC2 NPTH 80

X_NPTH_80



MHC2 H_R197D91

GND_C




MHC1 H_R197D91

GND_C


msi

MICRO-STAR INT'L CO.,LTD.

Title		
Power SW Board		
Size	Document Number	Rev
	MS-16H4	0A
Date:	Monday, March 24, 2014	Sheet 57 of 62




MS-16H4 Power on Block Diagram




Power down Sequence

S0 -> G3




	MIN	MAX	Units	Description
Ta	30		us	SLP_S4# assertion to SLP_S5# assertion.
Tb	30		us	SLP_S3# assertion to SLP_S4# assertion.
Tc	40		ns	APWROK de-assertion to VCCASW/VCCSPI rails falling.
Tf		500	ms	SLP_S3# assertion to VCCIN(CPU) rail completely off.
Ti	40		ns	PWROK de-assertion to VCCCore (PCH) rail falling (-5% of nominal value).
Tj	5		us	SLP_S3# assertion to VCCCore (PCH) rails falling (-5% of nominal value).
Tk	-100		ns	DRAMPWROK de-assertion to SLP_S4# assertion
Tn	30		us	PLTRST# assertion to CPUPWRGOOD de-assertion.
Tp	500		us	Last SLP_Sx# or SLP_A# assertion to RSMRST# assertion
Tr	10		us	CPUPWRGOOD de-assertion to PCH clock outputs turning off.
Ts	1		us	PCH Clock outputs turning OFF to SLP_S3# assertion.
Tu	40		ns	RSMRST# assertion to VCCSUS rails falling (-5% of nominal value).
Tw	0		ms	SLP_S3# assertion to PWROK de-assertion.

S0 -> S3




Power on Sequence

G3 -> S0



S3-> S0



0A: 2014/2/17

- 01. P11 NVVDD_SENSE change NVVDD_SENSE_GPU TO GPU VDD_SENSE NVVDD_GND_SENSE change NVVDD_GND_SENSE_GPU GND_SENSE PCIE_RST# change PEG_RST# TO GPU PEX_RST
- 02. P17 ADD R3106 R3092 TO +3V3_AON
- 03. P18 ADD C3236 TO Q3006 PIN G2 ADD R3289 TO Q3002 PIN D ADD R3288 TO Q3001 PIN D change R3011 R3094 R3086 R3108 TO +3V3_AON change R3105 R3091 TO +3V3_AON ADD R3110 R3093 R3111 R3100 TO +3V3_AON PCIE_RST# change PEG_RST# TO R3073
- 04. P20 ADD R3210 FBVDDQ_PWRGD TO U3006 PIN 2 ADD R3067 C3073 PQ3037 TO PQ3007 PIN G1 ADD PR3087 TO D3003 PIN Z DEL PQ3016 PC3064 TO PQ3015 PIN D2 PR3088 470K change 200K PWR_SRC change +5VSUS TO PR3091 PWR_SRC change +5VSUS TO PR3086
- 05. P24 U9 Footprint SPIFLASH8 change SIC8_SST_S2A
- 06. P26 DGPU_SELECT# change GPIO0_GC6_FB_EN TO PCH GPIO52 ADD GPIO6_GPU_EVENT_FBCLAMP TO PCH GPIO53 ADD R400 R401 U18 TO U7 PIN 4 ADD GPIO8_PEX_RST_MON# TO U7 PIN4 ADD GPIO21_GPU_PEX_RST_HOLD_GPU# TO U18 PIN2 PCIE_RST# change PEG_RST# TO R93
- 07. P34 GPU_ACIN1 change GPU_ACIN TO EC GPIO07 ADD OVERT# TO EC GPXIOA06 EC_PROTECT_PWR TO EC GPIO40 DEL FB_CLAMP TO EC GPIO0D DEL FB_CLAMP_REQ# TO EC GPIO0A
- 08. P45 DEL PQ40
- 09. P47 ADD R153 RUN_ON TO PU5 S3
- 10. P49 DEL PR83 FB_VDDQ_SENSE TO PR1 DGPU_PWRGD change FBVDDQ_PWRGD TO PU6 PGOOD PWR_SRC_FBVDDQ change PWR_SRC TO PQ1 PIN 5
- 11. P50 DEL PR113 PS1_NVVDD_EN_INA TO PU7 EN 3V3_NV change +3V3_NV TO PR36 3V3_NV change +3V3_NV TO PR97 PWR_SRC_NVVDD change PWR_SRC TO PQ15 PIN1 PWR_SRC_NVVDD change PWR_SRC TO PQ4 PIN1
- 12. P52 PWR_SRC_NVVDD change PWR_SRC TO EC54 PWR_SRC_FBVDDQ change PWR_SRC TO EC57

2014/2/18

- 1. P50 PR109 39K change 20K PR106 36K change 20K PR107 1.5K change 2K PR41 30K change 18K PR39 1.5K change 0 PC127 1.5nF change 2.7nF

2014/2/19

- 1. P33 ADD R155 R156 TO +5VSUS_LED_KB +5VSUS_CHANGE +5VSUS_LED_KB TO FPC15 PIN 1 ADD U27 ADD C533 TO U27 VO ADD C676 TO U27 VIN ADD C675 TO U27 SS ADD R154 TO U27 EN ADD LED_KB_PWR_EN TO U27 EN
- 2. P34 ADD LED_KB_PWR_EN TO EC GPIO0D

2014/2/20

- 1. P12 ADD R3183 TO G3000 PIN FBA_CMD34 ADD R3184 TO G3000 PIN FBA_CMD35
- 2. P18 ADD C3093 TO G3000 PIN SP_PLLVDD ADD Q3007 R3065 R3270 TO G3000 PIN GPIO6 ADD Q3010 R3069 R3271 TO G3000 PIN GPIO8 ADD Q3012 R3070 R3267 TO G3000 PIN GPIO9
- 3. P45 ADD PD4 TO +DC_IN

2014/2/21

- 1. P13 ADD C3296 C3320 C3322 C3323 TO FBVDDQ
- 2. P14 ADD C3326 C3327 C3324 C3325 TO FBVDDQ
- 3. P15 ADD C3078 C3084 C3094 C3107 TO FBVDDQ
- 4. P15 ADD C3328 C3329 C3330 C3331 C3332 TO FBVDDQ

2014/2/25

- 1. P32 ADD R260 TO FPC5 PIN 40
- 2. P37 ADD C767 C765 C768 C766 C772 C770 C771 C769 TO +3RUN
- 3. P11-- P20 Rename

2014/2/26

- 1. P51 PC20 Footprint F_C0402 change N_C0603_NB PC38 Footprint F_C0402 change N_C0603_NB PC114 Footprint F_C0402 change N_C0603_NB PR13 Footprint F_R0402 change N_R0603_NB PR43 Footprint F_R0402 change N_R0603_NB PR89 Footprint F_R0402 change N_R0603_NB

2014/3/3

- 1. P03 R39 Footprint F_R0402 change NC_0402_6 R50 Footprint F_R0402 change NC_0402_6
- 2. P26 DEL R400 DEL R42
- 3. P32 DEL R260 DEL R259 UB1 change U31
- 4. P33 DEL R366 DEL R365
- 5. P35 ER9 Footprint F_R0402 change NC_0402_6 ER10 Footprint F_R0402 change NC_0402_6 ER11 Footprint F_R0402 change NC_0402_6 ER13 Footprint F_R0402 change NC_0402_6 ER14 Footprint F_R0402 change NC_0402_6

- 6. P41 DEL L1 DEL L2 ADD JNC16 TO DVDDL
- 7. P42 UB2 change U32
- 8. P54 DEL USB_ENABLE_A
- 9. P55 DEL UA2 DEL UA1 DEL CA6 DEL CA4 DEL USB_ENABLE_A ADD FA1 TO +5VSUS_A

2014/3/5

- 1. P52 L12 DIFF_4.5/4.5/4.5_85OHM+changeL10_DIFF_4.5/4.5/4.5_85OHM+ L12_DIFF_4.5/4.5/4.5_85OHM+changeL10_DIFF_4.5/4.5/4.5_85OHM+ L12_DIFF_4.5/4/4.5_80OHM+changeL10_DIFF_4.5/4/4.5_80OHM+ L12_DIFF_4.5/4/4.5_80OHM+changeL10_DIFF_4.5/4/4.5_80OHM+ L12_DIFF_4/6/4_90OHM+ changeL10_DIFF_4/6/4_90OHM+ L12_DIFF_4/6/4_90OHM+ changeL10_DIFF_4/6/4_90OHM+ L12_DIFF_3.5/7.5/3.5_100OHM+changeL10_DIFF_3.5/7.5/3.5_100OHM+ L12_DIFF_3.5/7.5/3.5_100OHM+changeL10_DIFF_3.5/7.5/3.5_100OHM+ L12_5.5MIL_45_OHM changeL10_5.5MIL_45_OHM L12_4MIL_50_OHM changeL10_4MIL_50_OHM L10_DIFF_4.5/7/4.5_80OHM+changeL8_DIFF_4.5/7/4.5_80OHM+ L10_DIFF_4.5/7/4.5_80OHM+changeL8_DIFF_4.5/7/4.5_80OHM+ L10_DIFF_3.5/4.5/3.5_88OHM+changeL8_DIFF_3.5/4.5/3.5_88OHM+ L10_DIFF_3.5/4.5/3.5_88OHM+changeL8_DIFF_3.5/4.5/3.5_88OHM+ L10_DIFF_3/10/3_100OHM+changeL8_DIFF_3/10/3_100OHM+ L10_DIFF_3/10/3_100OHM+changeL8_DIFF_3/10/3_100OHM+ L10_5MIL_40_OHM changeL8_5MIL_40_OHM L10_4MIL_45_OHM changeL8_4MIL_45_OHM L10_3MIL_50_OHM changeL8_3MIL_50_OHM GND11 changeGND9 GND9_GND11 changeGND7_GND9

2014/3/6


- 1. P22 SATA1TXP change SATA5TXP TOU14 PINSATA_TXP5 SATA1TXN change SATA5TXN TOU14 PINSATA_TXN5 SATA1RXP change SATA5RXP TOU14 PINSATA_RXP5 SATA1RXN change SATA5RXN TOU14 PINSATA_RXN5
- 2. P28 USB3_TX5_P change USB3_TX3_PTO U14 PIN USB3TP3 USB3_TX5_N change USB3_TX3_NTO U14 PIN USB3TN3 USB3_RX5_P change USB3_RX3_PTO U14 PIN USB3RP3 USB3_RX5_N change USB3_RX3_NTO U14 PIN USB3RN3
- 3. P36 USB3_TX5_P change USB3_TX3_PTO C231 USB3_TX5_N change USB3_TX3_NTO C230 USB3_RX5_P change USB3_RX3_PTO USB_CON1 PIN6 USB3_RX5_N change USB3_RX3_NTO USB_CON1 PIN5 SSTX5P_C change SSTX3P_CTO C231 SSTX5N_C change SSTX3N_CTO C230
- 4. P43 SATA1RXN change SATA5RXNTO C759 SATA1RXP change SATA5RXP TO C758 SATA1TXN change SATA5TXN TO C760 SATA1TXP change SATA5TXP TO C761 SATA1RXN_C change SATA5RXN_CTO C759 SATA1RXP_C change SATA5RXP_CTO C758 SATA1TXN_C change SATA5TXN_CTO C760 SATA1TXP_C change SATA5TXP_CTO C761

2014/3/7

- 1. P06 DEL TPJNC24 ADD R217 TO U68 PIN PWR_DEGUG

2014/3/7

- 1. P03 DEL NET VIA_H_CATERR# TO U68 PIN G50 DEL NET VIA_XDP_PREQ# TO U68 PIN N52 DEL NET VIA_XDP_TMS TO U68 PIN M51 DEL NET VIA_XDP_TDI TO U68 PIN N49 DEL NET VIA_XDP_TDO TO U68 PIN M49 DEL NET VIA_XDP_DBRESET# TO U68 PIN F53
- 2. P22 DEL NET VIA_JTAG_TMS TO U14 PIN AD1 DEL NET VIA_JTAG_TDO TO U14 PIN AD3 DEL NET VIA_JTAG_TDI TO U14 PIN AE3 DEL NET VIA_JTAG_TCK TO U14 PIN AB3
- 3. P23 DEL NET VIA_TP_CLK_FLEX0 TO U14 PIN C40 DEL NET VIA_TP_CLK_FLEX3 TO U14 PIN F39
- 4. P55 ADD FA2

 MICRO-STAR INT'L CO.,LTD.	
File	
History	
Size	Document Number
MS-16H4	
Date:	Monday, March 24, 2014
Sheet	62 of 62
Rev 0A	